



# XTR54170


## High Temperature Edge-Triggered D Flip-Flop

Rev 4 – August 2021 (DS-00550-13)

### Data Sheet



PRODUCTION



### FEATURES

- Wide operating supply voltage from 2.8V to 5.5V.
- Operational beyond the -60°C to +230°C temperature range.
- Up to ±8mA output drive.
- Schmitt-Trigger Inputs allow better switching noise immunity.
- Ruggedized SMT packages.
- Also available as bare die.



### APPLICATIONS

- Reliability-critical, Automotive, Aeronautics & Aerospace, Down-hole.

### DESCRIPTION

The XTR54170 is a family of positive-edge-triggered D-type flip-flops. XTR54175 have four D-type flip-flops with individual data input D and both Q and  $\bar{Q}$  outputs. The common clock CK and master reset MR inputs trigs and resets all flip-flops simultaneously. XTR541G74 have a single D-type flip-flop with data D and clock CK inputs, Q and  $\bar{Q}$  outputs, and set S and reset R inputs. Parts from the XTR54170 family are available in ruggedized SMT and through-hole packages. Parts are also available as bare dies.

### PRODUCT HIGHLIGHT



## ORDERING INFORMATION



Product Reference	Temperature Range	Package	Pin Count	Marking
XTR54170-TD	-60°C to +230°C	Tested Bare die		
XTR54175-D	-60°C to +230°C	Ceramic side braze DIP	16	XTR54175
XTR541G74-D	-60°C to +230°C	Ceramic side braze DIP	8	XTR541G74

Other packages and packaging configurations possible upon request. For some packages or packaging configurations, MOQ may apply.

## ABSOLUTE MAXIMUM RATINGS


Supply voltage VDD to GND (VDD)	-0.5 to 6.0V
Voltage on any pin, input or output, to GND	-0.5 to VDD+0.5V
Storage Temperature Range	-70°C to +230°C
Operating Junction Temperature Range	-70°C to +300°C
ESD Classification	1kV HBM MIL-STD-883

**Caution:** Stresses beyond those listed in "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress ratings only and functionality of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to "ABSOLUTE MAXIMUM RATINGS" conditions for extended periods may permanently affect device reliability.

## PRODUCT VARIANTS



## BLOCK DIAGRAM



Please contact X-REL for XTR54170-BD block diagram and die information.

## PIN DESCRIPTION

XTR54175		
Pin Number	Name	Description
1	$\overline{MR}$	Master reset, which resets all flip-flops simultaneously
2	Q1	Non-inverting output of FF1
3	$\overline{Q1}$	Inverting output of FF1
4	D1	Schmitt-Triggered input of FF1
5	D2	Schmitt-Triggered input of FF2
6	$\overline{Q2}$	Inverting output of FF2
7	Q2	Non-inverting output of FF2
8	GND	Negative supply voltage
9	CK	Positive edge trigger input of all flip-flops.
10	Q3	Non-inverting output of FF3
11	$\overline{Q3}$	Inverting output of FF2
12	D3	Schmitt-Triggered input of FF3
13	D4	Schmitt-Triggered input of FF4
14	$\overline{Q4}$	Inverting output of FF4
15	Q4	Non-inverting output of FF4
16	VDD	Positive supply voltage

XTR541G74		
Pin Number	Name	Description
1	CK	Positive edge trigger input
2	D	Schmitt-Triggered input of FF
3	$\overline{Q}$	Inverting output of FF
4	GND	Negative supply voltage
5	Q	Non-inverting output of FF
6	$\overline{R}$	Schmitt-Triggered reset input of FF
7	$\overline{S}$	Schmitt-Triggered set input of FF
8	VDD	Positive supply voltage

## RECOMMENDED OPERATING CONDITIONS

Parameter	Min	Typ	Max	Units
Supply voltage VDD-GND	2.8		5.5	V
Voltage on D1, D2, D3, D4, D, $\overline{MR}$ , $\overline{R}$ , $\overline{S}$ , CK	0 <sup>1</sup>		VDD <sup>1</sup>	V
Junction Temperature <sup>2</sup> T <sub>j</sub>	-60		230	°C

<sup>1</sup> During transient operation, these pins can reach values under 0V and above VDD. Extreme values are limited by internal clamping diodes to GND and to VDD.

<sup>2</sup> Operation beyond the specified temperature range is achieved.

## XTR54175 ELECTRICAL SPECIFICATIONS

Unless otherwise stated, specification applies for  $-60^{\circ}\text{C} < T_j < 230^{\circ}\text{C}$  and  $C_{OUT}=50\text{pF}$ .

Parameter	Condition	Min	Typ	Max	Units
<b>Quiescent current</b>					
Supply quiescent current $I_{DD}$	All inputs at Low state and VDD=5.5V @230°C (worst case)		5	20	uA
<b>Input voltage</b>					
High-level Input Voltage $V_{IH}$	VDD=2.8V VDD=3.3V VDD=5V VDD=5.5V	2.3 2.6 3.7 4.0	1.9 2.3 3.3 3.6		V
Low-level Input Voltage $V_{IL}$	VDD=2.8V VDD=3.3V VDD=5V VDD=5.5V		0.9 1.1 1.6 1.8	0.6 0.8 1.2 1.4	V
<b>Output voltage</b>					
High-level Output Voltage $V_{OH}$	VDD=2.8V, $I_{OUT}=-4\text{mA}$ (device sourcing) VDD=3.3V, $I_{OUT}=-6\text{mA}$ (device sourcing) VDD=5V, $I_{OUT}=-8\text{mA}$ (device sourcing)	2.50 2.95 4.65	2.60 3.05 4.76		V
Low-level Output Voltage $V_{OL}$	VDD=2.8V, $I_{OUT}=4\text{mA}$ (device sinking) VDD=3.3V, $I_{OUT}=6\text{mA}$ (device sinking) VDD=5V, $I_{OUT}=8\text{mA}$ (device sinking)		200 250 220	300 350 320	mV
<b>Timing Requirements</b>					
Maximum Clock Frequency $f_{MAX}$	VDD=2.8V VDD=3.3V VDD=5V	10 15 20			MHz
Clock Pulse-width $t_W$	VDD=2.8V VDD=3.3V VDD=5V	15 10 5			ns
Setup Time $t_{SU}$	VDD=2.8V VDD=3.3V VDD=5V	11 9 7	3.6 3.0 2.5		ns
Hold Time $t_{HD}$	VDD=2.8V VDD=3.3V VDD=5V	8 6 4	2.6 2.0 1.4		ns
Master Reset Pulse-width $t_{W\_MR}$	VDD=2.8V VDD=3.3V VDD=5V	25 20 12			ns
Removal Time $t_{REM}$	$\overline{MR}$ going inactive to rising edge of CK VDD=2.8V VDD=3.3V VDD=5V	20 15 10	6 5 3.5		ns
<b>Switching Characteristics</b>					
Propagation Delay from CK to Q or $\overline{Q}$ $t_{PD\_CK}$	VDD=2.8V VDD=3.3V VDD=5V		35 26 15	70 50 26	ns
Rise Time Q or $\overline{Q}$ $t_{RISE}$	VDD=2.8V VDD=3.3V VDD=5V		5.0 3.7 2.0	15 11 7	ns
Fall Time Q or $\overline{Q}$ $t_{FALL}$	VDD=2.8V VDD=3.3V VDD=5V		6.0 4.5 2.5	18 15 8	ns
Propagation Delay from $\overline{MR}$ to Q or $\overline{Q}$ $t_{PD\_MR}$	VDD=2.8V VDD=3.3V VDD=5V		31 24 14	66 47 24	ns

## XTR541G74 ELECTRICAL SPECIFICATIONS

Unless otherwise stated, specification applies for  $-60^{\circ}\text{C} < T_j < 230^{\circ}\text{C}$  and  $C_{OUT}=50\text{pF}$ .

Parameter	Condition	Min	Typ	Max	Units
<b>Quiescent current</b>					
Supply quiescent current $I_{DD}$	All inputs at Low state and VDD=5.5V @230°C (worst case)		3.5	15	uA
<b>Input voltage</b>					
High-level Input Voltage $V_{IH}$	VDD=2.8V VDD=3.3V VDD=5V VDD=5.5V	2.3 2.6 3.7 4.0	1.9 2.3 3.3 3.6		V
Low-level Input Voltage $V_{IL}$	VDD=2.8V VDD=3.3V VDD=5V VDD=5.5V		0.9 1.1 1.6 1.8	0.6 0.8 1.2 1.4	V
<b>Output voltage</b>					
High-level Output Voltage $V_{OH}$	VDD=2.8V, $I_{OUT}=-4\text{mA}$ (device sourcing) VDD=3.3V, $I_{OUT}=-6\text{mA}$ (device sourcing) VDD=5V, $I_{OUT}=-8\text{mA}$ (device sourcing)	2.50 2.95 4.65	2.60 3.05 4.76		V
Low-level Output Voltage $V_{OL}$	VDD=2.8V, $I_{OUT}=4\text{mA}$ (device sinking) VDD=3.3V, $I_{OUT}=6\text{mA}$ (device sinking) VDD=5V, $I_{OUT}=8\text{mA}$ (device sinking)		200 250 220	300 350 320	mV
<b>Timing Requirements</b>					
Maximum Clock Frequency $f_{MAX}$	VDD=2.8V VDD =3.3V VDD=5V	10 15 20			MHz
Clock Pulse-width $t_W$	VDD=2.8V VDD=3.3V VDD=5V	15 10 5			ns
Setup Time $t_{SU}$	VDD=2.8V VDD =3.3V VDD=5V	11 9 7	3.6 3.0 2.5		ns
Hold Time $t_{HD}$	VDD=2.8V VDD=3.3V VDD=5V	8 6 4	2.6 2.0 1.4		ns
Set or Reset Pulse-width $t_{W\_SR}$	VDD=2.8V VDD=3.3V VDD=5V	25 20 12			ns
Removal Time $t_{REM}$	$\bar{R}$ or $\bar{S}$ going inactive to rising edge of CK VDD=2.8V VDD=3.3V VDD=5V	20 15 10	6 5 3.5		ns
<b>Switching Characteristics</b>					
Propagation Delay from CK to Q or $\bar{Q}$ $t_{PD\_CK}$	VDD=2.8V VDD=3.3V VDD=5V		35 26 15	70 50 26	ns
Rise Time Q or $\bar{Q}$ $t_{RISE}$	VDD=2.8V VDD=3.3V VDD=5V		5.0 3.7 2.0	15 11 7	ns
Fall Time Q or $\bar{Q}$ $t_{FALL}$	VDD=2.8V VDD=3.3V VDD=5V		6.0 4.5 2.5	18 15 8	ns
Propagation Delay from $\bar{S}$ or $\bar{R}$ to Q or $\bar{Q}$ $t_{PD\_SR}$	VDD=2.8V VDD=3.3V VDD=5V		29 21 13	60 45 35	ns

XTR54175 TYPICAL PERFORMANCE




Figure 1. Total Quiescent Current ( $I_{DDQ}$ ) vs. Temperature for different Supply Voltages. All inputs at Low state.




Figure 2. HIGH-level Input Voltage ( $V_{IH}$ ) vs. Supply Voltage for different Case Temperatures.




Figure 3. LOW-level Input Voltage ( $V_{IL}$ ) vs. Supply Voltage for different Case Temperatures.




Figure 4. HIGH-level Output Voltage ( $V_{OH}$ ) vs. Supply Voltage for different Case Temperatures and  $I_{out}=4mA$  sinking.




Figure 5. HIGH-level Output Voltage ( $V_{OH}$ ) vs. Supply Voltage for different Case Temperatures and  $I_{out}=8mA$  sinking

XTR54175 TYPICAL PERFORMANCE (CONTINUED)




Figure 6. LOW-level Output Voltage ( $V_{OL}$ ) vs. Supply Voltage for different Case Temperatures and  $I_{out}=4mA$  sourcing.




Figure 7. LOW-level Output Voltage ( $V_{OL}$ ) vs. Supply Voltage for different Case Temperatures and  $I_{out}=8mA$  sourcing.




Figure 8. Hold Time ( $t_{HD}$ ) vs. Supply Voltage at 230°C (worst case).




Figure 9. Setup Time ( $t_{SU}$ ) vs. Supply Voltage at 230°C (worst case).




Figure 10. Removal Time ( $t_{REM}$ ) vs. Supply Voltage for different Case Temperatures.

XTR54175 TYPICAL PERFORMANCE (CONTINUED)




Figure 11. Rise Time Q or  $\bar{Q}$  ( $t_{rise}$ ) vs. Supply Voltage for different Case Temperatures.  
 $C_{OUT} = 50pF$ .




Figure 12. Fall Time Q or  $\bar{Q}$  ( $t_{fall}$ ) vs. Supply Voltage for different Case Temperatures.  
 $C_{OUT} = 50pF$ .




Figure 13. Propagation Delay from CK to Q or  $\bar{Q}$  ( $t_{pd\_ck}$ ) vs. Supply Voltage for different Case Temperatures.  
 $C_{OUT} = 50pF$ .




Figure 14. Propagation Delay from  $\overline{MR}$  to Q or  $\bar{Q}$  ( $t_{pd\_mr}$ ) vs. Supply Voltage for different Case Temperatures.  
 $C_{OUT} = 50pF$ .



XTR541G74 TYPICAL PERFORMANCE




Figure 15. Total Quiescent Current ( $I_{ddq}$ ) vs. Temperature for different Supply Voltages. All inputs at Low state.




Figure 16. HIGH-level Input Voltage ( $V_{IH}$ ) vs. Supply Voltage for different Case Temperatures.




Figure 17. LOW-level Input Voltage ( $V_{IL}$ ) vs. Supply Voltage for different Case Temperatures.




Figure 18. HIGH-level Output Voltage ( $V_{OH}$ ) vs. Supply Voltage for different Case Temperatures and  $I_{out}=4mA$  sinking.




Figure 19. HIGH-level Output Voltage ( $V_{OH}$ ) vs. Supply Voltage for different Case Temperatures and  $I_{out}=8mA$  sinking

XTR541G74 TYPICAL PERFORMANCE (CONTINUED)




Figure 20. LOW-level Output Voltage ( $V_{OL}$ ) vs. Supply Voltage for different Case Temperatures and  $I_{out}=4mA$  sourcing.




Figure 21. LOW-level Output Voltage ( $V_{OL}$ ) vs. Supply Voltage for different Case Temperatures and  $I_{out}=8mA$  sourcing.




Figure 22. Hold Time ( $t_{HD}$ ) vs. Supply Voltage at 230°C (worst case).




Figure 23. Setup Time ( $t_{SU}$ ) vs. Supply Voltage at 230°C (worst case).




Figure 24. Removal Time ( $t_{REM}$ ) vs. Supply Voltage for different Case Temperatures.

XTR541G74 TYPICAL PERFORMANCE (CONTINUED)




Figure 25. Rise Time Q or  $\bar{Q}$  ( $t_{rise}$ ) vs. Supply Voltage for different Case Temperatures.  
 $C_{OUT} = 50pF$ .




Figure 26. Fall Time Q or  $\bar{Q}$  ( $t_{fall}$ ) vs. Supply Voltage for different Case Temperatures.  
 $C_{OUT} = 50pF$ .




Figure 27. Propagation Delay from CK to Q or  $\bar{Q}$  ( $t_{pd\_ck}$ ) vs. Supply Voltage for different Case Temperatures.  
 $C_{OUT} = 50pF$ .




Figure 28. Propagation Delay from  $\bar{S}$  to Q or  $\bar{Q}$  ( $t_{pd\_sr}$ ) vs. Supply Voltage for different Case Temperatures.  
 $C_{OUT} = 50pF$ .




Figure 29. Propagation Delay from  $\bar{R}$  to Q or  $\bar{Q}$  ( $t_{pd\_sr}$ ) vs. Supply Voltage for different Case Temperatures.  
 $C_{OUT} = 50pF$ .

## THEORY OF OPERATION

### Introduction

The XTR54170 is a family of positive-edge-triggered D-type flip-flops. XTR54175 have four D-type flip-flops with individual data input D and both Q and  $\bar{Q}$  outputs. The common clock CK and master reset  $\overline{MR}$  inputs trigs and resets all flip-flops simultaneously. XTR541G74 have a single D-type flip-flop with data D and clock CK inputs, Q and  $\bar{Q}$  outputs, and set  $\bar{S}$  and reset  $\bar{R}$  inputs.

### XTR54175 operation



The XTR54175 architecture (for one flip-flop) is shown in the figure below.

A low level at the master reset ( $\overline{MR}$ ) input reset the outputs, regardless of the levels of the other inputs. When  $\overline{MR}$  is inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

### Truth Table

INPUTS			OUTPUTS	
$\overline{MR}$	CK	D	Q	$\bar{Q}$
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	$Q_0$	$\bar{Q}_0$

### Timing definition



### XTR541G74 operation

The XTR541G74 architecture is shown in the figure below.

A low level at the set ( $\bar{S}$ ) or reset ( $\bar{R}$ ) inputs sets or resets the outputs, regardless of the levels of the other inputs. When  $\bar{S}$  and reset  $\bar{R}$  are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.



### Truth Table

INPUTS				OUTPUTS	
$\bar{S}$	$\bar{R}$	CK	D	Q	$\bar{Q}$
L	L	X	X	$L^1$	$L^1$
L	H	X	X	H	L
H	L	X	X	L	H
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	$Q_0$	$\bar{Q}_0$

<sup>1</sup> Outputs in this configuration will not persist when  $\bar{S}$  or  $\bar{R}$  returns to its inactive (HIGH) level. To guarantee known outputs when removing this state, make sure one of  $\bar{S}$  or  $\bar{R}$  remains in LOW state for at least a removal time.

## PACKAGE OUTLINES

Dimensions shown in mm [inches].



### Part Marking Convention

**Part Reference: XTRPPPPP**

<b>XTR</b>	X-REL Semiconductor, high-temperature, high-reliability product (XTRM Series).
<b>PPPPP</b>	Part number (0-9, A-Z).

**Unique Lot Assembly Code: YYWWANN**

<b>YY</b>	Two last digits of assembly year (e.g. 11 = 2011).
<b>WW</b>	Assembly week (01 to 52).
<b>A</b>	Assembly location code.
<b>NN</b>	Assembly lot code (01 to 99).

## IMPORTANT NOTICE & DISCLAIMER

---

Information in this document supersedes and replaces all information previously supplied. Information in this document is provided solely in connection with EASii IC products from the X-REL business unit.

The information contained herein is believed to be reliable. EASii IC makes no warranties regarding the information contained herein. EASii IC assumes no responsibility or liability whatsoever for any of the information contained herein. EASii IC assumes no responsibility or liability whatsoever for the use of the information contained herein. The information contained herein is provided "AS IS, WHERE IS" and with all faults, and the entire risk associated with such information is entirely with the user. EASii IC reserves the right to make changes, corrections, modifications or improvements, to this document and the information herein without notice. Customers should obtain and verify the latest relevant information before placing orders for EASii IC products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information.

Unless expressly approved in writing by an authorized representative of EASii IC, EASii IC products are not designed, authorized or warranted for use in military, aircraft, space, lifesaving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or property or environmental damage.

General Sales Terms & Conditions apply.

For product information and a complete list of distributors, please go to our web site: [www.x-relsemi.com](http://www.x-relsemi.com)



90, Avenue Leon Blum 38100 Grenoble -- France

☎ : +33 456 580 580

✉ : support.XREL@easii-ic.com

EASii IC, X-REL Semiconductor, and the logo are trademarks of EASii IC in France and other countries.  
Data subject to change. Copyright © 2002-2021 EASii IC. All rights reserved.